Compound semiconductors are very attractive for a wide spectrum of applications in electronics, optoelectronics, photonics, and photovoltaics. From materials standpoint, the exploitation of the full potential of these technologies requires processes that can satisfy the two major conditions: (1) Integrability with the traditional technology of Si; and (2) Cost-effective. In this perspective, this paper presents the ion-cut process by which fine monocrystalline layers can be transferred onto foreign substrates. Bulk quality heterostructures frequently unattainable by direct epitaxial growth can be produced, which offers an additional degree of freedom in design and fabrication of hybrid devices. Ioncut process can also be exploited to reduce the material cost by splitting several ultrathin layers from the same wafer. Materials and engineering issues as well as our current understanding of the underlying physics involved in the application of ion-cut process to cleave thin layers from III-V and III-nitride semiconductors are briefly discussed.
Introduction
The much higher charge carrier mobility (as compared to Si) and the efficient emission of light by some compound semiconductors (CSs) due to their direct bandgap (as compared to the indirect bandgap of Si) have been the two major driving forces towards the development of hybrid devices. For about a half-century, the device downscaling was the most important strategy for performance enhancement in Si MOSFETs. However, keeping with this relentless course of miniaturization turns out to be very challenging for the future technology nodes. Ultimately, the introduction of new device structures such as high transport Ge or CSs channels on Si may be needed (1) . As it is shown in Table I (2), several CSs have a substantially higher electron mobility compared to Si. This has inspired the development of several non-Si transistors. Starting from the mid-1960s GaAs was the first CS to be used in the fabrication of MOSFETs (3) (4) (5) (6) (7) . In a more recent development, Intel researchers have revealed a novel ultra high speed transistor based on InSb quantum wells on GaAs (8, 9) . While the advantages of CS devices over their Si counterparts were recognized several decades ago, CSs combined with silicon were only introduced in the 2003 and later editions of the ITRS roadmap due to the increasing necessity to incorporate non-Si materials into CMOS transistors to boost their performance and enhance their energy efficiency.
Moreover, Si is a poor light emitter because of its indirect bandgap. In order to enhance the emission of light from Si, several efforts have been expended to manipulate Si on the nano-and quantum scales (10) (11) (12) and to exploit its nonlinear optical properties (13) (14) (15) . However, it is unlikely that these devices will outperform their CS counterparts, which currently provide state-of-the-art optoelectronic devices for the telecommunication market. Therefore, the marriage of CS photonic devices and Si integrated circuit technology to achieve an efficient on-chip light emitter remains a serious alternative to supplying the light from a light source outside the actual chip. In addition to photonic, electronic, and optoelectronic applications, CSs are important for other application areas such as high-efficiency photovoltaic cells (16) (17) (18) (19) (20) (21) , biosensing (22) (23) (24) (25) , and spintronics (26, 27) . Well-controlled integration processes of CS-based structures and devices may impact these areas as well by providing an additional degree of freedom in the fabrication and design, enhancing the performance and reducing the fabrication cost.
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μ Table I : Basic properties at 300 K of some important undoped CSs: Bandgap (E g ), hole mobility (ȝ h ), and electron mobility (ȝ e ). For the sake of comparison, the properties of Si and Ge are also shown.
Heterointegration by Wafer Bonding
Over the years, there have been major efforts in the development of reliable and costeffective processes to fabricate CS-based heterodevices. In general, one can distinguish between three different approaches: (a) epitaxy-based, (b) wafer bonding-based, and (c) hybrid (i.e., involving the use of both epitaxy and wafer bonding) heterointegration processes. Lattice parameter, thermal expansion coefficient, and crystal structure mismatches remain the most influential parameters in these processes. The stability of the resulting heterostructure against high-temperature treatments is also a very critical parameter that should be considered when subsequent processing steps involve hightemperature treatment. Most CSs exhibit a strong lattice and thermal mismatch with Si. For instance, the lattice (thermal) mismatch of GaAs, InP, InSb, and GaN (wurtzite) with Si is in the order of 3.9% (128.1%), 8.0% (73.1%), 19.5% (106.5%), and 41.3% (115.0%), respectively. These incompatibilities strongly limit the quality of CS epitaxial layers grown on Si substrates. Heteroepitaxial layers of these materials on Si suffer from a large density of dislocations, many antiphase domains, and autodoping effects (28) . These defects can affect both the carrier mobility and the leakage current in the devices. To circumvent these difficulties, several strategies have been pursued. A two-step growth process using a buffer layer deposited at a relatively low temperature (300°C) was proven to be efficient in reducing dislocation density and eliminating antiphase domains in the GaAs/Si system (29, 30) . However, this approach is not as effective for larger mismatch systems such as InSb/Si (31) . Alternatively, growth on a metamorphic composite buffer leads to relatively higher quality CS layers. The role of this buffer layer is to reduce antiphase domains, to bridge lattice constants, and to relax strain energy and gliding dislocations. However, despite this progress in improving the quality of CS-on-Si films, the obtained heterostructures following the aforementioned processes still contain a relatively high density of defects at the interface with the Si substrate. The combination of dissimilar semiconductor materials within the same platform without the need for direct epitaxy can be realized by using wafer bonding and layer transfer technologies. In a first step, the donor and host wafers are tightly joined to form a single entity (32) (33) (34) . In general, the bonding of CSs can be accomplished through one of two generic bonding processes. The first one is to directly bond the wafers without using an intermediate layer. Due to direct thermal contact between the wafers, this direct bonding provides good thermal conductivities. However, the formation of interface states can be harmful and may significantly influence the bending of the energy bands. Surface conditioning and wafer bonding in ultrahigh vacuum environment can alleviate this problem and produce nearly structurally and chemically abrupt interfaces, as demonstrated for GaAs/Si (see Fig. 1 therein). An additional and serious complication in the direct bonding of dissimilar materials results from the significant difference in the thermal expansion coefficients. Such thermal mismatch generates stress during annealing at temperatures usually higher than 600°C required to strengthen the bonded interface.
The second generic process is bonding via an intermediate layer, which can be dielectric (e.g., native oxide, SiO 2 , Al 2 O 3 , spin-on-glass (SOG), or Si 3 N 4 ), metal, or polymer. This type of bonding significantly reduces the thermal budget ( 200 ºC) as well as the interfacial irregularities (e.g., roughness or waviness). Figure 1 (b) displays a crosssectional transmission electron microscope (XTEM) of GaAs wafer successfully bonded to Si using SOG as intermediate layer. However, in cases involving SOG as well as polymers, the use of an intermediate electrically insulating layer comes with a restriction in the postbonding thermal processing and in the power-handling capabilities of the bonded pair because of the typically low thermal conductivity of such intermediate layers.
A high-temperature-compatible heterostructure can be fabricated by the use of a SiO 2 layer deposited on the CS wafer by, e.g., plasma-enhanced chemical vapor deposition (PECVD). Figure 1(c) shows an example of this bonding process in which 4 inch InP wafer was bonded to Si using SiO 2 as intermediate layer. Here bonding to Si wafer is similar to the well-controlled hydrophilic bonding of Si. Finally, bonding of dissimilar wafers can also be performed via a metal as the interfacial layer. Bonding in this case is based on the isothermal solidification process, in which the surfaces to be bonded are capped with high-and low-melting-point metals. Bonding takes place by annealing at a temperature between the two melting points, which leads to the formation of an intermetallic alloy. A mechanically weak zone is produced below the surface of the donor wafer by using H and/or He ion implantation. After bonding and annealing, subsurface microcracking takes place, leading to the lateral cleavage of the whole substrate around the implantation depth parallel to the surface.
Ultrathin Layer Splitting by Ion-Cut Process
After achieving a successful bonding, the second step in the heterointegration is to release a thin layer from the CS donor wafer. A direct approach is to mechanically grind, lap, and polish one of the wafers until only a desired film thickness remains. Using this 
of this process is the deterioration of the layer uniformity for a thickness below 10 ȝm. The obvious drawback in this process is the cost involved in losing the complete starting CS wafer, which is not affordable for very expensive materials, such as freestanding GaN (fs-GaN). To alleviate some of these limitations, one can use other processes (2) such as layer transfer by mechanical lateral cleaving or selective chemical undercutting. Despite of preserving the donor wafers, these layer transfer processes are limited to areas of a few cm at the best.
An elegant way to cleave a semiconductor thin layer is to implant, under wellcontrolled conditions, H and/or He energetic ions at a peak concentration of a few at.% to create a mechanically weak zone a few hundred nanometers below the surface of the donor wafer, as illustrated in Figure 2 . The typical ion energy used in this ion-cut process is 200 keV. The implanted wafer is then bonded to a handle wafer, and the obtained pair is subjected to thermal annealing at a temperature in the 200-500°C range. During annealing, the interaction of the implanted species with the radiation damage acts as an atomic scalpel, producing extended internal surfaces in terms of pressurized microcracks parallel to the bonding interface. This leads to the splitting and transfer of a thin layer with a thickness roughly equivalent to the implantation depth. However, the layer transfer takes place successfully only if the donor/handle wafer bonding interface remains stable during thermal annealing. To this end a meticulous conditioning of surfaces to be bonded is needed in addition to the elimination of all morphological irregularities (roughness, particles, waviness, and bow). This ion-cut process---commercially known as SmartCut TM ---was developed in the mid-1990s (36) and is currently used for the industrial production of SOI and Ge-on-insulator (GOI) wafers with diameters up to 300 mm (36) (37) (38) . The major challenge in the application of the ion-cut process to transfer CS thin layers onto a foreign substrate remains the thermally induced interfacial stress caused by the difference in the thermal expansion coefficients. Therefore, achieving a mechanically strong bonding interface at relatively low temperatures is a prerequisite not only to circumvent thermal stress issues but also to avoid surface blistering at the bonding interface that takes place at temperatures as low as 250°C. The typical optimal implantation fluences range from 5 × 10 16 to 1 × 10 17 atom cm −2 for ion energies in the 50-200 keV range. By using H implantation, Jalaguier et al. (39) and Tong et al. (40) were the first to demonstrate the transfer of three-inch GaAs and InP thin layers onto oxidized Si substrates. Following these pioneering works, research groups at SOITEC/LETI, UCLA, UCSD, Caltech, and MPI-Halle have reported the splitting of InP and GaAs thin layers with a diameter up to four inches by using H and/or He implantation (19, (39) (40) (41) (42) (43) (44) (45) (46) . Figures 3-6 show examples of successful application of the ion-cut process to transfer semiconductor thin layers onto Si wafers. In Figure 3 , it is shown a XTEM image of assplit Ge layer on Si. The splitting was achieved using H ions at 80 keV and a fluence of 8 × 10 16 H/cm 2 . The bonding of H-implanted Ge wafer to Si was performed using a SiO 2 Figure 5 displays a scanning electron microscope image of the cross section of GaAs transferred onto Si wafer using SOG as intermediate layer (46) . Note that the surface of the transferred layers is very rough (RMS roughness ~50 nm). Also, the implantation process leaves a damaged zone of ~200 nm below the surface. Obviously, the obtained heterostructures cannot be used immediately to grown device layers. A polishing step is necessary in order to obtain epi-ready surfaces. The polishing process to be used depends on the transferred material. For instance, for InP, we found that the optimal procedure consists of using a mixture of syton and water (1:20) and applying a pressure of 3 kPa to the wafer jig. After polishing, the obtained surface RMS roughness was in the order of 0.5 nm/20×20 ȝm 2 (43). Figure 6 demonstrates another successful application of the ion-cut process. The transferred layer consists of SiGe relaxed buffer layer on the top of which ultrathin strained Si layer was grown. After H implantation, a SiO 2 layer was deposited on the strained Si/SiGe heterostructure (grown on Si) and then bonded to Si wafer. The splitting takes place in the SiGe layer. After the selective chemical etching of the residual SiGe, a strained silicon-on-insulator (SSOI) is obtained as shown in the inset of Figure 6 (47, 48) . These unique SSOI substrates, which can be produced with a diameter of up to 300 mm (12 inch), combine the benefits of strain Si and silicon-on-insulator technologies.
The Underlying Physics of the Ion-Cut Process: H-induced fs-GaN splitting
In the section insights into the physics of the ion-cut are elaborated with emphasis on the mechanisms of H-induced fs-GaN splitting. Engineering issues in the application of the ion-cut to transfer thin layers from 2 inch bulk GaN are described elsewhere (49, 50) . From a thermodynamics viewpoint, the limited solubility of the implanted species in ECS Transactions, 33 (13) 177-187 (2010) most materials provokes their segregation into cavities that grow and coalesce at high temperatures (51, 52) . The gas pressure in the cavities and coalescence of many microscopic cavities can trigger the formation of extended internal surfaces that ultimately lead to the thin layer splitting. The interesting physics question is by which atomic processes ion cutting takes place. Yet there is no universal answer that is valid for all materials of technological interest. Understanding the basic mechanisms of H/He diffusion and aggregation up to the formation of microcracks and finally layer splitting is vital for better control of the ion-cut technology. In bulk GaN, the optimal splitting fluence is 2.6×10 17 H + /cm 2 at energy of 50 keV. This need for a very high H ion fluence is one of the most striking differences between GaN and other CSs (and also Si) in which a fluence of a few 10 16 H + cm −2 is sufficient to induce layer transfer. In the following, we elucidate the nature of defects involved in H-induced splitting of bulk GaN. (beyond the V Ga -H 4 frequency), which can be tentatively attributed to N-H stretch modes at the internal surfaces of implantation-induced nanobubbles (54) . No Ga-H (or V N -H)-related mode was detected. High-resolution X-ray data (Figure 8b ) and positron annihilation data (Figure 8c ) demonstrate, immediately after implantation, the generation of a significant out-of-plane tensile strain that is detectable as a broadening at the left side of the (0002) GaN diffraction peak and the presence of open-volume defects in the ECS Transactions, 33 (13) 177-187 (2010) damage band. From lifetime positron annihilation spectroscopy (Figure 8d ), these open defects are likely divacancies and Ga vacancy clusters chemically stabilized by H (55) .
By following the thermal evolution of these complexes, one can deduce a mechanistic picture of H ion cutting of GaN: Annealing up to ~400-450°C induces an enhancement in the internal strain (Figure 8b ) without any increase in the density of open-volume defects (Figure 7b and 8c) . This implies that vacancy clusters and voids needed to prepare the ground for the splitting assemble during the implantation process and remain relatively stable upon annealing below the critical temperature. This high thermal stability of openvolume defects may be one of the reasons behind the need for the exceedingly high ion fluence in GaN ion cutting. Annealing above the ~400-450°C temperature range leads to the formation of nanoscopic cracks parallel to the surface (Figure 7c) , inducing a partial relaxation of the internal strain (Figure 8b) . At higher temperatures, these cracks evolve into extended internal surfaces, leading to the splitting of the top thin layer (Figure 7d ). 
Conclusion
We have presented an overview of the heterointegration using the ion-cut process. Based on this process, fine monocrystalline layers can be transferred to foreign substrates thereby offering an additional flexibility in the design and fabrication of CS-based heterostructures, which can be used in a wide range of technologies. However, for a heterogeneous integration process to be economically viable and attractive for CMOS applications, it must offer the possibility of integrating CSs onto large Si wafers. It is currently not possible to make large-diameter CSs, which can be a serious restriction in the application of CS ion cutting at the industrial level. A hybrid process involving both the heteroepitaxy and ion-cut process can provide the mean to integration CSs layers on large Si wafers in a similar way to the fabrication of SSOI wafers.
